The paper presents fully digitized approach for band-pass discrete coded radar signals. The emphasis is to use one generalized reconfigurable compressor for several different types of signals and different types of receivers. It fits for direct radio frequency receiver (RF) as well as for intermediate frequency (IF) receiver. The system implementation on field programmable gate area (FPGA) let us eliminate special chips previously needed. From the experimental results it is known that this approach appears to work well for matched and mismatched pulse compression and it outstands when timebandwidth product (TB) is of order 1000. A precision of 14 bits has been considered in the input signal and 16 bits in the filter coefficients. It gives the dynamic range of 78 dB and the quantification error less than 0.012 % .
INTRODUCTION
Pulse compression is used in radar and sonar to increase the signal energy transmitted without sacrificing neither range resolution, nor encountering excessively high peak powers [1] . First implemented with analog sweep generators and correlators, pulse compression is today almost exclusively performed with digital signal processing hardware and software. Thanks to the advent of dedicated hardware multipliers in field-programmable gate arrays (FPGAs), these devices now challenge general-purpose programmable digital signal processors (DSPs) for signal processing tasks in many DSP applications. Instead of a few multiplier engines found in most DSPs, FPGAs now contain even hundreds of dedicated hardware multipliers. Compared with the iterative multiplications performed by program loops in DSPs, multiplications in FPGAs can be executed in parallel. For example, low cost Spartan 3A-DSP chip we used has 84 dedicated multipliers with accumulators (MAC) which works well at 250 MHz clock. It delivers unprecedented processing power of 21 GMACs (Giga MAC-operations per second).
The major disadvantage of compression is that the compressed pulse has range sidelobes (self-clutter), which limit the range resolution for closely spaced objects. The problem of sidelobes suppression has been recognized as a major problem of pulse compression techniques [1, 2] . First techniques for sidelobes suppression were based on mismatched receiver. The main objective is to design filter which simultaneously performs compression and mismatching, according to given criteria. Such solutions are economical and also obtain better overall results.Different methods of filters mismatching can be roughly classified into two classes of filters. First one, that suppress maximal sidelobes (MX filters) and second, that suppress RMS sidelobes (LS and similar ones). The original algorithms are presented in [3] IRLS (Iterative Reweighted Least Square) and in [4] DIRLS (Doppler optimized IRLS). These new filters combine properties of MX and LS filters and enable considerable simplification of the designing procedure and, what is more important, they can be applied to all types of sequences.
Sidelobes suppression is still unsolved problem generally. Some new techniques are presented in [5] . Adaptive approaches can be found in [2, 6] .
Another group of methods for sidelobes suppression was based on complementary sequences. Implementations of compressors for complementary sequences in ultrasound systems have been proposed in [7, 8] . This technique is more Doppler shift sensitive than mismatched one, so its usage is limited on relatively small Doppler shift. An approach with exploiting of complementarity of Barker's sequences set is proposed in [9] .
The FPGA implementation of radar compressor in chirp radars based on coordinate rotation digital computer (CORDIC) are proposed in [10] . The application of this compressor in high frequency (HF) radar direct receiver is presented in [11] . We propose simple bandpass compression procedure under some circumstances for pulse duration T , the carrier frequency f 0 and signal bandwidth B : (1) Signal is discrete coded (means the radar pulse is divided into N sub-pulses when N = T B ); (2) The carrier frequency and signal bandwidth satisfies proposition that f 0 /B − 1/2 is an integer. According to band-pass signal sampling theory [12, 13] it can be proven that under these conditions signal can be sampled by minimal frequency of f s = 2B without aliasing. After decimation by factor of 2 and alternating two time series, quadrature (I/Q) base-band signal sequences are obtained and base-band compression is provided. So the advantages of the proposed method are as follows (1) Section 2 presents the signal processing procedure for the discrete coded band-pass radar signal; Section 3 describes the hardware implementation of the algorithm described in previous section; System experiment results are considered in Section 4 and, finally, the conclusions are outlined in Section 5.
SIGNAL MODEL AND HYPOTHESIS
Denote the discrete coded radar signal in the transmitted period as
where f 0 is carrier frequency, T r is one transmitted pulse period and the phase θ(t). Discrete coding means that the phase θ(t) has the same shape in each sub-pulse interval T sp , where T sp = T /N and N = T B where N is the number of sub-pulses. Now, the phase is changing according to
where θ 0 is constant phase, θ j is phase in j -th sub-pulse and g(t) is sub-pulse shaping waveform width of T sp . It is rectangle pulse as usual so the phase is constant during the sub-pulse interval. Discrete chirp j -th subpulse phase is
where k = B/T is chirp slope. Nowadays, the phase shift keying (PSK) is often used technique for intra-pulse modulation. The phase of discrete PSK radar pulse takes values from set of K equidistant points on trigonometric circle
where discrete phase increment is ∆θ = 2π/K and c j is code sequence length of N = T B and c j ∈ {0, 1, . . . , K − 1} . Assuming that the backscattering echo has a delay time τ and the amplitude attenuation factor is A, then the echo can be denoted as
Here we will process the RF echo signal in all-digital method. This signal has been digital down converted. Today, using of digital down converters is preferred in radar techniques because of their low I/Q imbalance. There are no analog parts in this case. The signal is sampled and the next operations (quadrature mixing or Hilbert transform and filtering) are done by digital signal processing techniques. According to [12, 13] allowed regions for sampling frequency f s due to avoid aliasing are defined as
where m ∈ N 0 and m ≤ ⌊f 0 /B − 1/2⌋ where ⌊X⌋ means round X to the nearest integers towards zero. When m = 0 , the Niquist theorem for base-band signal sampling are obtained. When m is maximal, the minimal value for f s is obtained. Provide this case, namely
the lowest value of sampling frequency is obtained, f s = 2B . Discrete version of signal from (5) becomes
where θ 1 = (2m − 1)πτ B and it is constant in the transmitted period, and θ n = θ(n/f s − τ ) is the baseband phase information as we wanted. Dividing S R [n] on even and odd samples we get
Considering we have two samples per sub-pulse interval (f s = 2B ) and phase is constant that time, it follows that ? 2i =? 2i−1 . Now, from (9) it is clear that even samples are an alternate series of direct component samples and odd samples are an alternate series of quadrature component samples of complex baseband radar signal
That simplifies the DDC block task. It has to disjoin stream out of ADC at two sub-series (even and odd) and to alternate them. Generally, the compression filter has FIR structure length of N = T B , with complex coefficients h[i]. The filter response y[k] is convolution between the input signal x[i] and filter coefficients h[i]. Matched filter coefficients vector is mirror conjugate version of the applied baseband signal vector. Coefficients of mismatched filter we used are computed by DIRLS algorithm described in [4] .
In 1 The hardware design of pass-band compressor has been divided into two modules perfectly differentiated: one block for digital down conversion of band-pass radar signal to its base-band version, and one base-band compression block. This structure is shown in Fig. 1 . In practice, the multiplications in DDC block can be reduced to additions and subtractions because of the binary nature of the coefficients (−1)
i . For base-band pulse compression in our model we used four FIR filters (the first two with coefficients as real part and another two with coefficients as image part of complex compressor h[i]) with real and imaginary parts of signal x[i] at the input. The real part of pulse compression is calculated by subtracting the outputs of FIR 1 and FIR 4, and the imaginary part by adding FIR 2 and FIR 3 outputs. Finally, the absolute value (ABS) of the complex signal is calculated applying the ABS CORDIC algorithm, which lets get the pulse compression. We use the Xilinx IP CORDIC core for ABS CORDIC algorithm implementation and Xilinx IP FIR Compiler core for FIR filters implementation [14] . The core support for up to 256 sets of coefficients, with 2 to 1024 coefficients per set and on-line coefficient reload capability. It means that one core can realize the pulse compression for wide set of signal types and wide set of compressors for each signal. The only resources that are increasing are memory blocks for the coefficients saving. We realize two types of compressors, the matched and DIRLS mismatched one, but the same design can easily be applied to the other types.
Hardware resources estimation
The most critical element in our compressor architecture is Xtreme DSP slice which provides an 18-bit× 18-bit multiplier, 18-bit pre-adder, 48-bit post-adder/accumulator, and cascade capabilities for various DSP applications [14] . The number of DSP slices utilized by the FIR compiler is primarily determined by the number of coefficients N = T B , and the hardware oversampling rate k os , defined by the the maximal clock frequency (F max ) to sample frequency (F s = B ) ratio k os =
Fmax B
where ⌊X⌋ means round X to the nearest integers towards zero.
Each input stream can use the full k os clock cycles to process the N = T B filter coefficients. This gives ⌈T B/k os ⌉ multiply-accumulate DSP slice (where ⌈X⌉ means round X to the nearest integers towards infinity). The partial products must be summed together, so an additional accumulator DSP slice per stream is required. Our core provides four input streams, each using ⌈T B/k os ⌉ + 1 DSP slices. This gives a total of N DSP slices. Maximal resource utilization is attained when ratios F max /B and T B/k os are integers. In that case
This gives the following limitations for the FPGA compressor implementation:
The first limitation is determined by maximal FIR filter length determined by Xilinx tool and minimal TB product determined by uncertainty principle. In Xilinx IP FIR Compiler 3.5 maximal FIR filter length (T B max ) is 1024. In recent versions it is expanded to 2048. The second condition is determined by maximal clock frequency. The third limitation is defined in (13) .
The compressor is implemented and verified on NuHorizons Spartan 3A-DSP evaluation board. The Spartan-3A DSP family architecture consists of five fundamental programmable functional elements [14] : XtremeDSP Slices, RAM Blocks, Configurable Logic Blocks (CLBs), Input/Output Blocks (IOBs) and Digital Clock Manager (DCM) Blocks. We have used the FPGA chip XC3SD1800A. It has N DSP max = 84 DSP48A. The functional elements of the Spartan-3A DSP family architecture works well at F max = 250 MHz.
Performance of hardware implementation
It is necessary to consider the quantification error introduced by the hardware implementation shown in Section 3.1. In order to do that, the values of the input sequence are normalized in the [−1, 1] range. A fixed point format has been used in the encoding of the numeric values. From now on, a precision of 14 bits has been considered in the input signal x[i] (1 bit for the integer value and 13 for the fractional part). It gives the dynamic range of 2 26 or 78 dB. For the FPGA families that include DSP slice this implementation structure takes advantage of the capabilities of the Xilinx DSP slice, however this also places a restriction on the output width limiting it to 48 bits. We designed the compressor for 14-bit width of the input signal, the filter coefficients are 16-bit and maximal filter length is 10-bit (1024). The maximal width of the output signal y[i] is 14 + 16 + 10 = 40 bit, so 48-bit accumulator is sufficient in order to avoid any kind of overflow or truncation in the consecutive arithmetic operations. At the end, after the CORDIC, the output signal is truncated to 16-bit width, so the quantification error is less than 2 −15 or 0.004 %.
EXPERIMENTS AND RESULTS
The framework of the hardware implementation is shown in Fig. 2 . An arbitrary waveform generator (Tektronix AFG 3252B) is used to form the band-pass discrete chirp signal. After band-pass filtering, signal is sampled by an AD converter. The compressor is implemented and verified on a Spartan 3A-DSP evaluation board by NuHorizons. This platform contains many peripherals. We used 14-bit width AD converter that operates on maximal 125 MHz (LTC2285) and 10/100 Ethernet PHY KSZ804. The results are presented by sending UDP packets to PC via 100BaseT Ethernet. The packets contain 16-bit samples of matched filter output and mismatched filter output. Two RAM blocks in form of FIFO (as a part of Ethernet controller) are used to collect the values of this three types of signals. When FIFOs are full, the Ethernet controller starts sending packets. A host application on the PC side receives packet, convert signal in logscale, and shows the results.
In the test scenario we tested compressor performance when long waveforms with large T B products were applied. We used the radar data with the following parameters: signal is linear FM (chirp), signal bandwidth is B = 5 MHz, and the pulse duration is T = 200 µs, so T B product is 1000. Carrier frequency is 62.5 MHz, so condition (7) is satisfied. Input signal is Doppler shifted at 1 kHz in order to verify hardware design in realistic scenario. The implementation of the compressor for this type of signals occupies all 84 XtremeDSP slices in the Spartan 3A-DSP FPGA. It satisfies relation (13) . The other elements are not critical. Figure 3 shows the actual signals obtained by the designed hardware module. These signals are nearly equal to the ideal ones obtained by simulation. The error is less than 1.5 dB in near sidelobes significant region. It is effect of imperfect sampling and band-pass filtering when the phase in a sub-pulse interval is slightly changing so θ 2i = θ 2i−1 and equation (9) is not full satisfied. But θ 2i ≈ θ 2i−1 and error is acceptable. In far sidelobes region, error is not noticeable. When mismatched filter is applied, it is clear that sidelobes are significantly smaller. Near sidelobes suppression is 5 dB apropos far sidelobes suppression of 25.5 B.
CONCLUSION
The paper presents fully digitized approach for bandpass discrete coded radar signal compression when carrier frequency and signal bandwidth satisfies proposition that f 0 /B−1/2 is an integer. The hardware design has been divided into two modules: one block for simple digital down conversion of the band-pass radar signal to its base-band version, and one base-band compression block. The computational load has been analysed, modifying the signal bandwidth and the length of the used signal sequences.
We choose discrete chirp and DIRLS mismatched filter for verification of the proposed design. Also, it fits for arbitrary discrete coded spread spectrum waveforms and the other types of mismatched filters. From the experimental results it is known that this approach appears to work well for matched and mismatched pulse compression and it outstands when time-bandwidth product (TB) is of order 1000 at bandwidth of 5 MHz.
